#
iclab
Here are 4 public repositories matching this topic...
Selected digital IC designs, architecture explanations, and measured results for NYCU ICLAB, Fall 2026.
-
Updated
Nov 1, 2026 - Verilog
USAGI is a Python script designed to automate the process of synthesizing and performing gate-level simulations for digital designs across a range of cycle times.
-
Updated
Nov 21, 2024 - Python
NTHU course - EE 429200 IC Design Laboratory (Fall 2025)
-
Updated
Oct 6, 2026 - Verilog
Add this topic to your repo
To associate your repository with the iclab topic, visit your repo's landing page and select "manage topics."