Popular repositories Loading
-
ALU-using-Verilog
ALU-using-Verilog Public8-bit ALU in Verilog: add, subtract, AND, OR, XOR, invert, shift left and right, chosen by a 4-bit opcode, with a testbench for every module. Also includes a 16-bit signed sequential divider that r…
Verilog
-
Weekend-Projects
Weekend-Projects PublicThings I build on weekends: hardware, firmware and web tools for problems I run into as an EE student at Texas Tech. Each folder is its own project with its own README.
JavaScript
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.