Skip to content
View siammohammad10's full-sized avatar
  • 21:39 (UTC -05:00)

Block or report siammohammad10

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ALU-using-Verilog ALU-using-Verilog Public

    8-bit ALU in Verilog: add, subtract, AND, OR, XOR, invert, shift left and right, chosen by a 4-bit opcode, with a testbench for every module. Also includes a 16-bit signed sequential divider that r…

    Verilog

  2. Weekend-Projects Weekend-Projects Public

    Things I build on weekends: hardware, firmware and web tools for problems I run into as an EE student at Texas Tech. Each folder is its own project with its own README.

    JavaScript